What do you understand by internal latch up prevention techniques.
Ans. According to fig. 5.17(B), we observe that the emitter of the npn-transistor has to an NMOS transistor source returned to VSS. The well resistor takes place between the p+ source nominally to VDD and the n+ well contact. The substrate resistor takes place [...]